C
ONSIDERABLE attention has been paid to silicon nanowire arrays for potential applications in future solar cells [1] - [4] . Silicon micro/nanowires with radial p-n/p-i-n junctions decouple the directions of light absorption and photogenerated carrier collection thereby enabling material quality requirements to be relaxed compared with planar silicon photovoltaics (PVs) [1] . Moreover, the vapor-liquid-solid (VLS) growth method offers the possibility of growing silicon nanowires on low cost substrates (e.g., glass, metal foil) further reducing the materials costs [5] - [10] . However, the much larger junction area of wire array devices compared with planar deManuscript received March 29, 2016 vices necessitates a low density of traps and related defects in the junction region to obtain a low dark current density (J 0 ) to minimize the degradation of the open-circuit voltage and realize the benefits of the radial junction nanowire geometry [11] , [12] . Thermal diffusion of dopants is advantageous for fabricating high-quality radial junction solar cells since it places the junction within the single-crystal wire core away from the wire surface which may contain impurities or other defects. Solar cells with open-circuit voltage (V oc ) in the range of 0.48 to 0.56 V have been demonstrated by phosphorus diffusion into vertically aligned arrays of Si microwires fabricated by a deep reactive ion etching (DRIE) or by a VLS growth [9] . However, thermal diffusion requires high processing temperatures (>950°C) and is limited to the fabrication of graded p-n junctions. In contrast, low pressure chemical vapor deposition (LPCVD) of Si shells on vertical micro/nanowires allows for the formation of conformal and abrupt p-n/p-i-n junctions with highly controlled doping profiles over a wide range of dopant concentrations [10] , [12] , [13] - [16] . However, the reported devices show a relatively low V oc (< 0.5 V) due to the increased dark current, and a high shell deposition temperature (>600°C) is still needed for a high-quality junction interface.
It has been shown that plasma-enhanced chemical vapor deposition (PECVD) of intrinsic amorphous hydrogenated silicon (a-Si:H) thin films at low temperatures of <300°C can effectively passivate crystalline Si (c-Si) surfaces, thereby providing a low-interface trap density, low dark current, and high open-circuit voltage [17] - [21] . The bandgap of an a-Si:H (1.7 eV) is also larger than that of an Si (1.12 eV); therefore, the heterojunction formed by an a-Si:H/c-Si film offers the potential to further improve V oc . A number of research groups have utilized the a-Si:H deposition to form radial p-n heterojunction structures on Si nanowires to form solar cells [22] . The heterojunction with intrinsic thin layer (HIT) structure was introduced by Sanyo Electric on planar solar cells and is composed of a single c-Si wafer covered by an ultrathin a-Si:H layer [23] . Between the p-and n-type materials there is also a very thin intrinsic layer, which passivates the dangling bonds on the surface of c-Si very well and results in low dark current density and high V oc . Although the a-Si:H layer coating needs to be thin but conformal which can be challenging for high aspect ratio structures like nanowires, application of the HIT structure to Si nanowire solar cells formed by VLS growth is still of interest as a pathway to improve the performance of these devices. HIT p-i-n junction Si microwire solar cells with V oc ∼0.6 V were also demonstrated by PECVD a-Si:H layer deposition on arrays of Si microwires fabricated by DRIE of single c-Si wafers [24] , [25] .
In this study, p-type Si nanowires formed by Au-catalyzed VLS growth were used as the platform for radial junction fabrication using thin intrinsic and n-type a-Si:H layers deposited by PECVD. Fabrication and testing of single-wire radial p-i-n junction devices were performed to characterize the electrical properties and PV performance of the HIT devices. Temperature-dependent current-voltage (I-V) measurements were carried out to identify the mechanisms of current transport in the diodes. The low carrier mobility of a-Si:H results in high resistivity layers [26] ; consequently, it is desirable to integrate a conformal transparent conducting oxide layer to contact the entire n-type shell to enhance light absorption in the device. The effects of indium tin oxide (ITO) deposition on the electrical properties and PV performance of the devices were also investigated.
II. EXPERIMENTAL METHODS
Silicon nanowires were grown by Au-catalyzed VLS growth at 1050°C in an atmospheric pressure isothermal CVD reactor. The growth substrate consisted of an Si (111) wafer that was coated with a 3-nm Au thin film deposited by e-beam evaporation. Silicon tetrachloride (SiCl 4 ) was used as the silicon precursor and trimethylboron (TMB, 2500 ppm in H 2 ) was used for the p-type doping. The liquid SiCl 4 was contained in a stainless steel bubbler at -11.8°C and 1300 Torr and was transported to the reactor by passing 80 sccm of H 2 carrier gas through the bubbler. The TMB gas mixture was introduced into the reactor at a flow rate of 10 sccm and an additional 10 sccm of H 2 was added to the inlet stream to maintain a total gas flow rate of 100 sccm. To remove residual gold from the nanowire surface prior to shell layer deposition, the nanowires were first etched in HF to remove the native oxide and rinsed in DI water followed by an overnight etch in Transene TFA gold etch at room temperature. The nanowires were then oxidized using a wet oxidation furnace for 3 h at 950°C to produce a 100-nm-thick SiO 2 layer. The oxide was then removed by etching in HF for 2 min.
HIT radial p-i-n junctions were fabricated by depositing thin intrinsic and n-type a-Si:H shell layers on the p-type Si nanowires still attached to the growth substrate. The samples were etched in a diluted HF solution (HF:H 2 O = 1:1) for 10 s to remove the native oxide from the surface before being placed in the PECVD chamber (Applied Materials P-5000) for the deposition of the a-Si:H thin films. Sequential deposition of intrinsic and n-type a-Si:H layers occurred at a pressure of 5 Torr and a substrate temperature of 200°C. The intrinsic a-Si:H layer was first deposited using a 30 sccm silane (SiH 4 ) and 300 sccm H 2 at a plasma power density of 0.2 W/cm 2 . The n-type a-Si:H layer was then deposited using 50 sccm of phosphine (2% PH 3 in H 2 ), 75 sccm SiH 4, and 700 sccm H 2 at a plasma power density 0.8 W/cm 2 . The radial junction Si nanowires were removed from the Si substrate by mechanical agitation and released into isopropyl alcohol (IPA) for characterization by field-emission scanning electron microscopy (FESEM), transmission electron microscopy (TEM), and device assembly.
Single-wire electrical test structures were fabricated using the same processing method described in our previous work [12] . In an effort to improve the photogenerated carrier collection efficiency of the device, an ITO contact layer that is approximately 100 nm thick was also sputter deposited on the n-type shell of the nanowires after assembly.
I-V measurements were performed on the single-wire devices using an Agilent 4156B precision semiconductor parameter analyzer. Liquid nitrogen and a Lake Shore 331 temperature controller were used for variable temperature I-V measurements. The PV performance of the single-wire devices were characterized using a Keithley 6430 sub-femtoamp remote source meter under a one-sun condition using a Class A AM 1.5 G solar simulator.
III. RESULTS AND DISCUSSION
TEM images of the HIT radial p-i-n junction nanowires are shown in Fig. 1 along with a corresponding electron diffraction pattern. The high-resolution TEM image [see Fig. 1(b) ] shows the p-type Si nanowire core is nominally single crystal and the dashed line indicates the location of the interface of c-Si core and the i-and n-type a-Si:H layers. No obvious epitaxial growth from the core-shell interface or polycrystalline grain in the coated shell layer were found, indicating a clean a-Si:H shell coating on the c-Si nanowire. In the electron diffraction pattern image [see Fig. 1(c) ], the sharp diffraction pattern arises from the single-crystal Si nanowire core and the "ring" results from the coated a-Si:H film. Fig. 1(d)-(g) show TEM images of a 50-μm-long HIT radial p-i-n junction nanowire with higher magnification images obtained at the top, middle, and bottom part of the nanowire. The diameter of the c-Si core is ∼110 nm at the top and ∼135 nm at the middle and bottom. The a-Si:H layer is rough at the top of the nanowire with a nominal thickness of ∼20 nm, and becomes thinner and more uniform in thickness moving toward the base of the nanowire, with nominal thicknesses of ∼15 nm at the middle and ∼10 nm at the bottom.
The electrical properties of the single-wire devices were first characterized by room temperature I-V measurements between the p-type and n-type contacts and the radial p-i-n junctions. Fig. 2 shows a schematic and FESEM image of a fabricated HIT radial p-i-n junction nanowire device in which p1 and p2 designate the contacts to the p-type core and n1 and n2 designate the contacts to the n-type shell. I-V measurements were taken between the contact electrode pairs p1-p2 [see Fig. 3(a) ] and n1-n2 [see Fig. 3(b) ]. The I-V curve measured between p1 and p2 on the device shows a linear and large current, indicating good ohmic contacts to the p-type core. The I-V curves measured between electrodes n1 and n2 showed a higher resistance due to the low carrier mobility of a-Si:H. Fig. 3(c) shows the dark and light current (under AM 1.5 G one-sun illumination) as a function of voltage (I-V) measured across the HIT radial p-i-n junction between contacts n1 and p2. The device shows a short-circuit current (I sc ) of 2.66 × 10 -7 mA. A short-circuit current density (J sc ) of 26.5 mA/cm 2 was calculated using the projected area of nanowire device (nanowire diameter of 255.6 nm times exposed n-shell length 3.93 μm), which is much larger than 7.8 mA/cm 2 of our previously reported single-wire radial p-n junction Si nanowire solar cell fabricated with 950°C LPCVD n-type crystalline shell layer on a VLS-grown Si nanowire core (c-Si/n-type shell devices) [12] , and 17 mA/cm 2 reported for single radial p-p-i-n junction Si nanowire solar cells with a silver back-side reflector (BSR) fabricated with p-, i-, and n-type c-Si shell layers on a VLS-grown Si core (c-Si/p-i-n-type shell devices with BSR) [14] but comparable to 23.9 mA/cm 2 reported for single radial p-i-n junction Si nanowire solar cell fabricated with i-and n-type polycrystalline shell layers on VLS-grown Si core (polycrystalline/i-ntype shell devices) [13] .
The large J sc of the nanowire device is likely due to a combination of the optical antenna effect of the nanowire structure which has been discussed and modeled in detail for silicon nanowires [27] , [28] and the presence of the Si 3 N 4 and SiO 2 layers beneath and above the nanowire, which may act as reflective surfaces. Antenna effects occur when the illumination wavelength matches one of the allowed leaky mode resonances in the wire which enables the high refractive index wire to capture and trap the light by multiple internal reflections from its boundary, enhancing light absorption and the resulting photocurrent significantly [27] . The absorption cross section of the nanowire can therefore be much larger than the geometrical area of the wire resulting in absorption efficiencies for Si nanowires that are several times higher than that of Si thin films of comparable thickness [28] . The diameters of the Si nanowires used in this study (∼130-150 nm) are within the size range where leaky mode resonances can be expected to contribute to increased photocurrent. For example, a J sc of ∼24 mA/cm 2 was predicted for an individual amorphous Si nanowire with a diameter of 140 nm [27] . The nanowire structure in our paper is more complicated with a thin a-Si shell layer and a single c-Si wire core, which may offer further optical enhancements although additional studies are needed to fully understand the optical properties.
The fill factor (ff) of 0.52 is lower than that of radial junction devices fabricated using crystalline and polycrystalline Si shell layers (0.59 reported for c-Si/n-type shell devices [12] , 0.55 reported for polycrystalline/i-n-type shell devices [13] and 0.77 for c-Si/p-i-n-type shell devices with BSR [14] ) likely due to increased series resistance resulting from the low mobility a-Si:H shell layer. Due to the heterojunction structure and nanowire surface passivation by the thin intrinsic a-Si:H layer, however, the device shows an improved open-circuit voltage (V oc ) of 0.46 V and energy conversion efficiency (η) of 6.3%, compared with 0.34 V and 1.6% for the c-Si/n-type shell devices [12] , 0.26 V and 3.4% of the polycrystalline/i-n-type shell devices [13] , and 0.46 V and 6% for c-Si/p-i-n-type shell devices with BSR [14] . Considering the low deposition temperature of the a-Si:H layer, the HIT radial p-i-n junction structure offers the possibility to obtain high efficiency devices on lower cost, heat sensitive substrates.
The dark I-V curves of the p-i-n diodes were measured under different temperatures and the results are plotted in Fig. 4(a) . A dark current density J 0 of 1.6 × 10 −7 A/cm 2 was extracted from the I-V curve at 300 K. The dark current density is similar to that previously reported for LPCVD coated radial p-n junction Si nanowire devices with a single-crystal n-type layer deposited at 950°C [12] , indicating that the thin intrinsic a-Si:H layer is effectively passivating the c-Si nanowire surface. Saturation dark currents (I 0 ) under different temperatures were also extracted. Fig. 4(b) shows the Arrhenius plots of ln(I 0 ) versus 1000/T, which provides an activation energy, E a , of 0.5 eV for I 0 (T ). An ideality factor of 2.5 was extracted from the I-V curve for temperatures under 300 K, showing that the tunneling current may exist. A proposed model for multitunneling-capture-emission (MTCE) explains the current of planar a-Si:H(n)/c-Si(p) heterojunction solar cells [29] - [30] . In this tunneling model, the holes tunnel into a-Si:H gap states from the c-Si valence band and flow from one localized state to another and then release to the a-Si:H valence band or recombine with electrons from the a-Si:H conduction band when the tunneling rate becomes smaller than the hole release or recombination rate. The MTCE model offers a possible source for the tunneling current in Si nanowires with HIT radial p-i-n junctions.
An ITO layer (∼100-nm thick) was deposited on the n-type shell of an HIT radial junction nanowire as an antireflection coating layer on the single nanowire device as shown schematically in Fig. 5(a) . Fig. 5(b) clearly shows that after ITO coating, the current between the n1 and n2 contacts increased by approximately eight orders of magnitude due to the improved conductivity from the ITO film. However, the diode properties of the nanowire device degraded significantly after ITO coating [see Fig. 5(c) ]. After ITO coating, J 0 increased from 1.6 × 10 -7 to 4.6 × 10 -5 A/cm 2 . The increased J 0 indicates the presence of increased leakage current across the junction diode. The leakage can be attributed to the increased contact area on the n-type shell of the a-Si:H layer. Measurement of the I-V curves using a Class A AM1.5 solar simulator for the device before and after ITO coating produced results plotted in Fig. 5(d) . After ITO coating, I sc increased from 2.66 × 10 -7 to 2.75 × 10 -7 mA. The increase of I sc is a proof that the ITO coating improved light absorption in the HIT wires. However, the higher J 0 leads to a decrease of V oc for the device after ITO coating (from 0.46 to 0.41 V). Moreover, the ff also decreased from 0.52 to 0.49 after ITO coating. Thus, the total efficiency for energy conversion is lower with ITO contacts (5.5% with ITO coating compared with 6.3% without ITO coating).
IV. CONCLUSION
Single-wire HIT radial p-i-n junction Si nanowire devices were fabricated using intrinsic and n-type thin a-Si:H layer deposition, at a temperature of 200°C, on Au-catalyzed VLSgrown p-type Si nanowires. The fabricated devices show dark current density of 1.6 × 10 -7 A/cm 2 , indicating effective passivation of the VLS-grown nanowire surface by the thin, intrinsic a-Si:H layer. I-V curves under different temperatures shows an activation energy of 0.5 eV for the saturation dark current and ideality factor greater than 2, which may be explained by the MTCE current model. The HIT radial p-i-n junction Si nanowire also show good PV properties with I sc of 2.66 × 10 -7 mA, V oc of 0.46 V, ff of 0.52, and apparent energy conversion efficiency η of 6.3%. ITO layer deposition on the n-type shell of the single HIT radial junction Si nanowire device improved light absorption and the resulting I sc increased to 2.75 × 10 −7 mA, but the dark saturation current density J 0 also increased to 4.6 × 10 -5
A/cm 2 due to the leakage caused by the increased contact area on the n-type a-Si:H layer. As a result, after ITO coating, the device shows a lower V oc of 0.41 V, ff of 0.49 and η of 5.5%.
The 0.46 V V oc of the HIT radial p-i-n junction Si nanowire device is one of the highest V oc reported to date for a single Si nanowire device, and its 6.3% efficiency is the highest efficiency reported to date for a single Si nanowire device without a BSR. Further improvements in efficiency can be realized by optimizing the a-Si:H layer deposition conditions to improve the shell layer uniformity and reduce the leakage current and adding a BSR to increase the light absorption efficiency. Considering the low deposition temperature of the a-Si:H layer, the HIT structure provides a pathway to fabricate Si nanowire solar cells on heat sensitive substrates.
